Abstract-This paper presents an integrated shunt-based current-sensing system (CSS) capable of handling ±36-A currents, the highest ever reported. It also achieves a 0.3% gain error and a 400-μA offset, which is significantly better than the stateof-the-art systems. The heart of the system is a robust 260-μ shunt resistor made from the lead frame of a standard HVQFN plastic package. The resulting voltage drop is then digitized by a precision ADC and a bandgap reference (BGR). At the expense of current handling capability, a ±5-A version of the CSS uses a 10-m on-chip metal shunt to achieve just a 4-μA offset. Both designs are realized in a standard 0.13-μm CMOS process and draw 13 μA from a 1.5-V supply. Compensation of the spread and nonlinear temperature dependency of the shunt resistor R shunt is accomplished by the use of a fixed polynomial master curve and a single room temperature calibration. This procedure also effectively compensates for the residual spread and nonlinearity of the ADC and the BGR.
. Drift in on-chip R shunt due to electromigration. Three samples of [15] were measured at an ambient temperature of +85°C and a 5-A dc current for 24 days. (The discontinuities in the plots are due to undesired disruptions in the measurement. During such disruptions, however, the 5-A current was continuously running through the shunt.) milliamperes of offset [10] [11] [12] [13] [14] . Their gain error is mainly due to inadequate compensation of the shunt resistor's spread and temperature coefficient of resistance (TCR), while their current offset is limited by the readout electronics. By means of precision readout electronics and an on-chip metal shunt, we recently demonstrated a ±5 A CSS achieving a ±0.35% gain error and a 16-μA offset [15] . However, in order to reliably handle currents of up to 5 A, the metal shunt was quite wide (700 μm) and occupied significant die area (0.4 mm 2 ). Furthermore, as shown in Fig. 1 , it exhibits significant (0.1%) drift after long-term (24-day) testing at high temperatures (+85°C) and currents (5 A dc) . This is due to electromigration and can thus be mitigated by reducing the current density and temperature of the shunt [16] , [17] , either by increasing its area or by reducing its maximum operating current and/or temperature.
An alternative approach is to use the lead frame of a package to implement the shunt resistor [10] , [18] , [19] . This costs no extra die area and increases both the shunt's current range and robustness since typical lead frames are orders of magnitude thicker than on-die metal layers. In [19] and [10] , the effect of the lead frame's large TCR (∼0.335%/°C) is addressed by amplifying the voltage across the shunt V shunt with a gain that has an equal-but-opposite temperature coefficient. However, the resulting gain error is still significant (±3% over a ±15-A current range) [10] .
Rather than designing a precise temperature compensation scheme, yet another approach is to make the lead frame from low-TCR (<20 ppm/°C) alloys, such as Constantan, Manganin, and Evanohm [20] , [21] . A design employing a low-TCR in-package shunt [9] achieves an offset of 50 mA and a gain error of ±0.75% over a ±10-A current range. However, a custom package is needed to accommodate the shunt, which increases production costs.
We recently presented a CSS [22] that achieved much better accuracy while still using a proof-of-concept lead frame shunt made from the heatsink of a standard QFN package. Its block diagram is shown in Fig. 2 Compared with [15] , in which a single ADC was time multiplexed between current and temperature measurements, this paper uses two separate ADCs. This enables continuous current and temperature sensing, leading to a faster and more accurate response to large current transients. In addition, using an energy-efficient design methodology and fringe capacitors, its power consumption and area are reduced by about 4× and 2× compared with [15] , for the same performance. Finally, it uses a significantly simpler calibration scheme, while preserving accuracy.
The rest of this paper is organized as follows. The implementation details of the shunts and the readout electronics are presented in Sections II and III, respectively. Section IV describes the calibration scheme, while Section V demonstrates how several errors in the readout circuitry are absorbed in the calibration process and significantly reduced. The experimental results are presented in Section VI. Section VII concludes this paper.
II. SHUNT RESISTOR
Inserting a shunt resistor into a current path inevitably gives rise to extra resistance and thus power loss. Choosing the value of R shunt then involves a compromise between power loss and the magnitude of the voltage drop V shunt , and hence between current-sensing offset and resolution. The value of R shunt is typically chosen to be of the same order of magnitude as the wiring resistance, which, depending on the application, ranges from sub-milliohm values in [1] to a few [9] [10] [11] [12] or even tens of milliohm in [13] and [14] .
As described in Section I, the main limitations of an on-chip metal shunt are its large area and long-term drift. The latter can be alleviated by reducing the current range and/or the maximum operating temperature. Although this is acceptable for some applications, a superior solution is to use a lead frame shunt. This extends the current-sensing range without increasing die area. This section describes the design of the lead frame and on-chip shunts used in this paper.
A. Lead Frame Shunt
As shown in Fig. 3 , the lead frame shunt is implemented using the heatsink of a small (3 × 6 × 0.85 mm 3 ) thermally enhanced 32-pin QFN plastic package (HVQFN32). The die is glued to the lead frame and senses the voltage drop V shunt between the Kelvin contact points S1 and S2. This approach avoids the costs associated with the design of a custom lead frame shunt at the expense of a fixed resistance. The resulting shunt has a nominal value of 260 μ at room temperature, whose spread (due to, e.g., spread in the lead frame thickness or in the location of the Kelvin contact points) is corrected by a room temperature calibration.
Compared with an on-chip shunt, whose maximum current is limited by electromigration, the lead frame shunt is quite thick and so its maximum current is mainly limited by the maximum allowable die temperature. Measurements show that passing a 36-A current through the lead frame shunt results in a temperature rise of ∼50°C, 1 which translates into a maximum die temperature of 135°C at the maximum ambient temperature of 85°C. This results in a significant measurement error, since the shunt has a TCR of about 0.3%/°C. This effect is counteracted by a digital temperature compensation scheme, which involves measuring the shunt's temperature and then correcting for its known TCR in the digital domain (Fig. 2) .
At a temperature T , the resistance of the shunt R shunt can be approximated as
where α 1 and α 2 are the resistor's first-and second-order temperature coefficients, respectively, and T 0 is the temperature at which the shunt is calibrated. Since T 0 is also measured by the on-chip temperature sensor, this calibration does not need to be performed in a temperature-stabilized environment, thus reducing the calibration time and cost. Section IV describes the calibration process in detail.
It should be noted that in this prototype, shifts in the orientation of the heatsink on the PCB and thus in the exact locations where current enters and leaves the shunt may cause small changes in R shunt (T 0 ). Like its spread, this is corrected by room temperature calibration. However, this implies that the end user must calibrate the sensor after it has been soldered to the PCB, which may not be desirable. A custom lead frame design would avoid this issue by ensuring that its sensing section, i.e., the section between the Kelvin contacts, is located some distance away from the actual soldering pins of the package [7] .
Good thermal coupling between the shunt and the temperature sensor is essential to accurately measure and thus compensate for the shunt's Joule heating. To investigate this, electrothermal simulations were carried out in COMSOL. The simulation setup, including the dimensions of the various elements, is shown in Fig. 4 . For the sake of simplicity, only the shunt, silicon die, and the current-conducting PCB traces are included in this model. The die was assumed to have a thickness of ∼200 μm after being back ground to fit into the HVQFN package. A coefficient h = 5 W/m 2 K of convective heat transfer was used for the top surface of the PCB traces, which are assumed to be in perfect thermal contact with the lead frame and whose far ends were assumed to be at room temperature.
The simulated temperature rise on the upper surface of the shunt at I = 36 A is illustrated in Fig. 5(a) , while the temperature profile along the AA -axis is shown in Fig. 5(b) . The simulations predict an average temperature rise of about 43°C, which is in good agreement with measurement results. As expected, the self-heating peaks in the middle of the shunt and tapers off toward the points where it is attached to the PCB trace. The simulations also show that the difference between the average temperature of the shunt and that of the PNPs is only about 0.4°C, corresponding to a negligible 0.1% currentsensing gain error. As shown in Fig. 6 , even though the shunt's temperature rise and its relative curvature are influenced by the dimensions of the PCB trace, its overlap with the lead frame, and its ability to conduct heat away from the chip, these factors hardly affect the temperature difference between the shunt and the PNPs. These results indicate that a custom lead frame shunt can be used as a low-cost and robust shunt in high-current sensing applications.
B. On-Chip Metal Shunt
A ±5-A version of the CSS based on a 10-m on-chip metal shunt ( Fig. 7) was also implemented. This shunt is quite similar to that used in [15] . However, in [15] , the insulating oxide between the metal shunt and the substrate PNPs gave rise to errors in the estimated T, which were then corrected by an extra calibration step. In this paper, thermal vias between the shunt and the gates of dummy PMOS devices improve (by ∼2×) the thermal coupling between the shunt and the substrate and reduce shunt self-heating, while preserving galvanic isolation. The result is better accuracy with a simpler calibration procedure.
III. READOUT ELECTRONICS
In this section, the readout electronics, which consists of a BGR and two ADCs (Fig. 2) , is described. The digital backend was implemented offchip.
A. Bandgap Reference
The BGR provides the ADCs' reference voltage V Ref and senses the shunt's temperature T. As shown in the simplified circuit diagram of Fig. 8 , it consists of a bias circuit and a bipolar core. The bias circuit generates a proportional to absolute temperature (PTAT) current I = 260 nA (at 27°C) with the help of an opamp and two auxiliary PNPs biased at a 1: p(= 10) current density ratio. This current is then mirrored (1:8) to the bipolar core and used to bias two other PNPs also at 1:10 current density ratio to generate V BE and V BE [15] , [23] , [24] as in which V g0 (≈ 1.2 V) is the silicon bandgap voltage, λ is the V BE temperature coefficient, k is Boltzmann's constant, T is the absolute temperature, and q is the electron charge. These voltages are then sampled and linearly combined in the ADCs to generate a dynamic reference voltage
where the ratio α (= 10) is realized by the ADCs' sampling capacitors [24] . In order to obtain a constant V Ref over temperature, it is ensured that λ = αk/qln(p). The shunt's temperature is measured by digitizing V BE with respect to V Ref .
To decrease the spread in I and hence in V BE , the opamp's offset is reduced by chopping, while V BE is made accurate by dynamically matching both the current sources and the PNPs [15] , [25] . In order to prevent the voltage drop across the DEM switches (SW DEM ) from corrupting V BE and V BE and then causing significant errors in V Ref and T, Kelvin connected switches are used [15] .
Another source of error is the spread in the PNP's saturation current I sat , which leads to a ±1% PTAT spread in V BE and hence in V Ref [27] , [28] . Also, since V BE has a nonlinear temperature characteristic or curvature, V Ref exhibits a cor- responding curvature error of about ±0.2% [28] , [29] . Taking these nonidealities into account, V BE can be expressed as [23] 
in which δ represents its PTAT error term measured at a temperature T c and c(T ) is its curvature. By combining (4) and (5), the reference voltage can then be written as
Sections IV and V describe how the effects of these nonidealities on CSS performance are mitigated.
B. ADC
The CSS employs two second-order SC feedforward ADCs: ADC I digitizes V shunt and ADC T digitizes T. Fig. 9 shows a simplified diagram of ADC I , in which capacitor C S1 (= 3 pF) samples V shunt , while capacitors C S2 (= 3 pF) and C S3 (= 300 fF) sample and accurately combine V BE and V BE , respectively, to generate V Ref [22] . The modulator's feedback is established using the output bitstream bs I to control the polarity of the feedback voltages ± V BE and ±V BE . This conversion results in an output bitstream bs I with an average value
The leakage current of ADC I 's input sampling switches can be added to V shunt and cause a large error (>0.5%) in current sensing at high temperatures and negative currents [15] . To tackle this issue, the input switches were realized as lowleakage high-V th NMOS transistors. In addition, the gates of the "OFF" switches are driven by the lowest available voltage, i.e., by ground when I > 0, and by V shunt + when I <0 [15] . Simulations show that this scheme reduces the worst-case gain error due to I leak by more than 60 times: to <0.01%. Fig. 10 shows a simplified diagram of ADC T , in which T is digitized by charge-balancing V BE against −V BE /10. When bs T is 0, C S4 (= 1 pF) samples + V BE and when bs T is +1, C S5 (= 100 fF) samples −V BE . This results in an average value of bs T equal to
The temperature T in degrees Celsius is then obtained by linearly scaling μ T [25] 
in which A ≈ 611 and B ≈ 273. Both ADCs are operated at a sampling frequency f S = 100 kHz. To mitigate the first integrators' offset and 1/f noise, CDS and low-frequency chopping (CHL) are used. All four integrators employ current-reuse amplifiers (Fig. 9) with fringe capacitors. Compared with the use of folded cascode OTA with metal sandwich capacitors in [15] , these changes help to reduce power consumption and area by 4× and 2×, respectively.
IV. CALIBRATION
This section describes the calibration process and the digital backend computation used in the CSS. Unlike previous precision temperature sensors [25] , [26] , [30] , BGRs [24] , [31] , and CSSs [15] , [22] , [28] , [29] , neither the PTAT error in V BE nor its curvature is explicitly corrected in this paper. In addition, unlike [25] , [24] , [26] , [30] , the mismatch between the ADC's sampling capacitors is also not corrected. Instead, R shunt spread and other static errors are corrected by a room temperature calibration, while the shunt's nonlinear TCR and V BE curvature are corrected by a fixed polynomial established by a batch calibration. It will be shown in Section V that this approach effectively compensates for all the major sources of error. It significantly simplifies both the circuit implementation and the calibration of the CSS, and thus reduces its production cost.
There are two sets of calibration data. The shunt's resistance at the calibration temperature R shunt (T 0 ) is unique for each device and is referred to as individual calibration datum, meaning that it is obtained by calibrating individual devices. All the other parameters (V Ref0 , A, B, α 1 , α 2 , and T 0 ) are common to all devices and are referred to as batch calibration data, meaning that they are obtained by calibrating several devices and then averaging the results.
A. Calibration Process
The batch calibration data are obtained by characterizing all samples over temperature T as follows.
1) Determining V Ref0 , A, and B: A known external voltage is applied to ADC I , while the CSS produces μ T (T ) and μ I (T ). By substituting μ I (T ) in (7), V Ref (T ) can be obtained, the room temperature value of which is defined as V Ref0 . During the rest of the calibration, the simplifying assumption is made that
By substituting μ T (T ) in (9) and using a linear fit, A and B can be obtained. 2) Determining α 1 , α 2 , and T 0 : A known current I is passed through the shunt, 2 while the CSS measures μ T (T ) and μ I (T ). From (9), the shunt's temperature can be obtained, the room temperature value of which is denoted by T 0 . By substituting I , V Ref0 , and μ I (T ) into (7), R shunt (T ) is obtained. The temperature coefficients α 1 and α 2 are then determined by fitting R shunt (T ) to a second-order polynomial. After obtaining the batch calibrated data, all the chips are then individually calibrated at room temperature as follows.
1) Determining the Shunt Resistance R shunt (T 0 ) at Room Temperature: A known current I is passed through the shunt, while the ADC measures μ T (T 1 ) and μ I (T 1 ). It should be noted that the shunt temperature T 1 will probably not be equal to T 0 from the previous step. This is due to the spread in the shunt's self-heating and ambient temperature variations (in order to save the calibration time and cost, this calibration step is done in an unstabilized room temperature environment). By substituting μ T (T 1 ) into (9), the shunt temperature T 1 can be calculated. R shunt (T 1 ) can also be calculated by putting I, V Ref0 , and μ I (T 1 ) into (7). Finally, R shunt (T 0 ) can be obtained using (1) . It should be noted that this last step is necessary as α 1 and α 2 for a given shunt will depend on T 0 . In normal operation, I is then measured by substituting the calibration data and the ADCs' output μ T (T ) and μ I (T ) into (1), (7), and (9).
V. CALIBRATION EVALUATION
The effect of uncorrected error sources on the CSS accuracy is analyzed in this section.
First, these error sources are introduced as follows. 1) In ADC I , the two sampling capacitors C S1 and C S2 are nominally equal; their mismatch, however, can be regarded as a gain error δ g applied to the ADC I 's reference voltage
2) Any mismatch between C S2 and C S3 leads to a spread in the α factor of ADC I
3) The same holds for the mismatch between C S4 and
4) The spread in PNP's current density ratio, p, leads to a PTAT error in V BE [23] 
5) Since analyzing the effect of curvature is rather cumbersome, we will ignore its effect for the moment and assume that V BE exhibits no curvature. Nevertheless, c(T ) will be taken into account in a followup MATLAB simulation, and it will be shown that it has a negligible effect on the CSS accuracy. This because c(T ) is constant for a given design, even over different batches [15] , [31] , and so it introduces a constant nonlinearity in the measured T and R shunt . The impact of this nonlinearity on the CSS accuracy can then be alleviated by appropriately adjusting α 1 and α 2 . 6) Therefore, for the purpose of our analysis, V BE can be written as
In the presence of these errors, ADC I 's output can be obtained by rewriting (7)
In the rest of this paper, the "prime" sign, , is used to indicate the measured value of the corresponding parameter that is corrupted by the error sources. Similarly, by rewriting (8), ADC T 's output can be expressed as
During the first step of the calibration process, V Ref0 is obtained by taking the average of the measured reference voltage of ADC I s at room temperature. Assuming that N samples are measured and considering that the error terms have a zero mean value, V Ref0 can be calculated from (15) as
which is equal to its nominal value. It can also be shown that the parameters A and B, obtained from averaging the linear fit of (16) , are equal to their nominal values as
, and B = −273.15°C
And by combining (16) and (18), the measured shunt calibration temperature T 0 in kelvin is
. (19) Averaging the measured calibration temperature (19) results in 3
which is equal to the nominal temperature T 0 .
Similarly, it can be shown that α 1 and α 2 are not influenced by the uncalibrated error terms as their effects are averaged out. However, the individual calibration data will be impacted since they are obtained by measurement on each sample.
Using (15) and (17), the measured shunt value at the measured calibration temperature R shunt (T 0 ) is obtained as
The shunt resistor value at the averaged calibration temperature R shunt (T 0 = T 0 ) is then calculated as
in which in order to simplify the analysis, only the first-order TCR is considered. The key to mitigating the effect of all the uncalibrated errors lies in (19) and (21) . These two calibration data points collectively absorb all the error terms and significantly mitigate their impact during the normal operation of the CSS. This important conclusion will be clarified further in the remainder of this section.
During the normal operation, when an unknown current I at an unknown temperature T flows through the shunt, the two ADCs produce outputs μ I (T ) and μ T (T ) given by (15) and (16), respectively. The reported current by the CSS, I , can then be written as
The CSS gain error is
The sensitivity of this gain error to each error term over temperature can be obtained as
These sensitivities are plotted in Fig. 11 . Considering the shunt self-heating effect, the calibration temperature is assumed to be 40°C in this plot. As shown, the error sources are significantly suppressed; for instance, the sensitivity to the capacitor mismatch is 0.2 at most, meaning that the effect of this mismatch is suppressed by >5×. With a reasonable layout, the capacitor mismatch can be easily bounded to ±0.3% (3σ ), leading to <±0.05% error in the current sensing. The errors originated from the BGR are mitigated by > 20×; up to ±1% process spread in V BE and up to ±1% mismatch in the ratio p will cause a negligible error (<±0.05%) in the current sensing. Fig. 11 . Sensitivity of the current-sensing gain error to various error terms. So far, for the sake of simplifying our analysis, c(T ) and the shunt's second-order TCR α 2 have been ignored. In order to evaluate their effects and to verify the validity of our analysis, we present a Monte Carlo simulation in MATLAB (10 000 runs) with the following conditions. 1) V BE is taken from the circuit corner simulation, which includes the curvature c(T ) (besides the spread up to ±1%).
2) The spread in the ratio p is assumed to have a Gaussian distribution with a 3σ value of 1%. 3) The mismatches among various capacitors are assumed
Gaussian with a 3σ value of 0.3%. 4) R shunt has a Gaussian distribution with a 3σ value of 15%. After applying the proposed calibration scheme, the resulting current-sensing gain errors are plotted in Fig. 12 . It is in accordance with the calculation result shown in Fig. 11 in which the maximum errors occur at the two temperature ends −55°C and +125°C. This simulation also shows a maximum 3σ error of ∼0.083%, which is very close to the calculation result (∼0.089%).
It can be qualitatively explained that the effect of c(T ) propagates up to the point where α 1 and α 2 are determined. As a result, α 1 and α 2 will be slightly modified so as to account for the effect of c(T ). In short, the shunt's TCR absorbs c(T ) and suppresses its effect on the CSS accuracy [15] . 
VI. MEASUREMENT RESULTS
The CSSs were realized in a standard 0.13-μm CMOS process (Fig. 13) . They occupy 0.4 mm 2 (CSS 1 with lead frame shunt) and 0.85 mm 2 (CSS 2 with on-chip shunt) and draw 13 μA from a 1.5-V supply. BGR, ADC I , and ADC T consume 6.5, 4.3, and 2.2 μA, respectively. For flexibility, the digital backend and decimation filter were implemented offchip. At a clock frequency of 100 kHz and for conversion rates up to 400 S/s, both ADCs are kT /C noise limited. In a conversion time T conv of 18 ms, ADC I and ADC T achieve 1.4 μV rms and 10 mK rms resolution, respectively.
Five samples of CSS 1 and 15 HVQFN-packaged samples of CSS 2 were tested from −55 to +85°C. Before using CHL, the measured offset of both CSSs' ADC I is less than 6 μV (Fig. 14) . After using CHL, offset drops to below 110 nV (400 μA) and 40 nV (4 μA) in CSS 1 and CSS 2 , respectively. The ADCs' input sampling capacitors also show a maximum spread of up to ±0.05%, which as explained does not need to be corrected explicitly. Fig . 15 depicts the nonlinearities and the spread of V Ref and the temperature sensor, as well as the nonlinearity of the calibrated R shunt . As described in Section IV, the spread of V Ref and the temperature sensor are absorbed in the shunt calibration process, while their nonlinearity, together with the shunt's TCR, are digitally compensated by a single secondorder polynomial, as they are quite stable in the process used [15] , [31] .
The measurements show that R shunt spreads up to ±2.5%. After calibrating the lead frame shunt (at +5 A and ∼25°C) and with temperature compensation, CSS 1 achieves ±0.3% gain error from −55 to +85°C and over a ±36 A range (Fig. 16) . After calibrating the on-chip shunt (at +3 A and ∼25°C) and with temperature compensation, the CSS 2 achieves a gain error of ±0.3% over a ±5 A range (Fig. 17) . It should be noted that compared with the insulating oxide, the silicon substrate is about 100× more thermally conductive. This results in an enhanced thermal design for the lead frame shunt compared with the on-chip shunt.
The dynamic accuracy of both CSSs was evaluated with a 5-A step and at T conv = 18 ms (Fig. 18) . Over a 9 s of measurement time, this causes a temperature rise of ∼1°C and ∼20°C in CSS 1 and CSS 2 , respectively. Unlike [15] , which shows up to 0.7% additional error in transient, both CSSs maintain their accuracy throughout the current step. This demonstrates the advantage of the dual ADC design, which enables continuous current and temperature sensing.
A comparison with the state-of-the-art systems is shown in Fig. 19 . Compared with [9] [10] [11] , CSS 1 represents a significant increase in current handling capability (>2×), accuracy (>2×), and dynamic range (>25×) despite the use of a standard (high-TCR) lead frame shunt. These results demonstrate that by combining precision readout electronics and good thermal design, an accurate fully integrated CSS can be realized with the help of a standard lead frame shunt. Compared with [15] , CSS 2 achieves 4× lower offset and similar gain error despite using a simpler calibration scheme and 4× lower power.
VII. CONCLUSION
Using the lead frame of a standard HVQFN32 plastic package as a 260-μ shunt resistor, a ±36-A integrated CSS has been realized. Compared with the state-of-the-art systems, it significantly improves the current-sensing gain error and offset. The keys to this level of performance are as follows: 1) designing nanovolt-offset ADCs; 2) ensuring a good thermal coupling between the shunt and the temperature sensor; and 3) a simple calibration scheme that only calibrates for the shunt's spread and its TCR, while substantially mitigating the effect of several critical error sources of the readout electronics.
